An FPGA Implementation of Wait-Free Data Synchronization Protocols