A SimEvents Model for the Analysis of Scheduling and Memory Access Delays in Multicores