A bandwidth reservation mechanism for axi-based hardware accelerators on FPGAs