IRIS
BIONDI, ALESSANDRO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 11.702
EU - Europa 6.631
AS - Asia 5.210
SA - Sud America 1.228
AF - Africa 130
Continente sconosciuto - Info sul continente non disponibili 9
OC - Oceania 5
Totale 24.915
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 11.331
SG - Singapore 2.248
RU - Federazione Russa 1.982
IT - Italia 1.573
CN - Cina 1.388
BR - Brasile 1.021
GB - Regno Unito 791
DE - Germania 644
VN - Vietnam 596
UA - Ucraina 323
CA - Canada 248
HK - Hong Kong 245
IE - Irlanda 190
SE - Svezia 190
FR - Francia 160
IN - India 135
AT - Austria 133
FI - Finlandia 111
JP - Giappone 105
AR - Argentina 96
NL - Olanda 96
MX - Messico 95
PL - Polonia 91
ES - Italia 89
DK - Danimarca 79
BD - Bangladesh 68
KR - Corea 64
ZA - Sudafrica 52
PT - Portogallo 50
PK - Pakistan 46
ID - Indonesia 45
TR - Turchia 41
IL - Israele 40
CH - Svizzera 37
IQ - Iraq 37
EC - Ecuador 34
TW - Taiwan 32
AE - Emirati Arabi Uniti 21
GR - Grecia 21
LT - Lituania 21
IR - Iran 19
VE - Venezuela 18
CO - Colombia 16
UZ - Uzbekistan 16
BE - Belgio 13
PY - Paraguay 13
JO - Giordania 12
KE - Kenya 12
CL - Cile 11
EG - Egitto 11
MA - Marocco 11
DZ - Algeria 10
MY - Malesia 10
PE - Perù 10
TN - Tunisia 10
AL - Albania 9
EU - Europa 9
ET - Etiopia 8
NP - Nepal 8
SA - Arabia Saudita 8
UY - Uruguay 7
CZ - Repubblica Ceca 6
TT - Trinidad e Tobago 6
AU - Australia 5
AZ - Azerbaigian 5
JM - Giamaica 5
PA - Panama 5
SN - Senegal 5
BY - Bielorussia 4
KZ - Kazakistan 4
LU - Lussemburgo 4
AM - Armenia 3
HN - Honduras 3
RO - Romania 3
BB - Barbados 2
BH - Bahrain 2
CI - Costa d'Avorio 2
GD - Grenada 2
HU - Ungheria 2
KG - Kirghizistan 2
KW - Kuwait 2
LB - Libano 2
RS - Serbia 2
SK - Slovacchia (Repubblica Slovacca) 2
AO - Angola 1
BA - Bosnia-Erzegovina 1
BG - Bulgaria 1
BO - Bolivia 1
BW - Botswana 1
DM - Dominica 1
EE - Estonia 1
GA - Gabon 1
GN - Guinea 1
GT - Guatemala 1
GY - Guiana 1
KH - Cambogia 1
LK - Sri Lanka 1
MK - Macedonia 1
ML - Mali 1
MU - Mauritius 1
Totale 24.904
Salva come PNG Salva come JPEG
Città #
Dallas 4.438
Singapore 1.204
Ashburn 903
Chandler 616
Beijing 569
Southend 376
Pisa 334
Ann Arbor 310
Moscow 298
Woodbridge 294
Houston 282
Fairfield 253
Los Angeles 213
Hong Kong 201
San Mateo 199
Dublin 187
Ho Chi Minh City 180
Seattle 177
Jacksonville 165
Dearborn 153
Cambridge 145
Santa Clara 139
New York 137
Boardman 135
The Dalles 134
Milan 128
São Paulo 120
Wilmington 118
Frankfurt am Main 108
Hefei 107
Brooklyn 105
Nuremberg 105
Falls Church 104
Beauharnois 100
Rome 98
Hanoi 95
Assago 90
Fremont 89
Stevenage 88
Tokyo 78
Munich 77
Portsmouth 76
Dongguan 74
Lawrence 74
Dong Ket 73
Warsaw 69
London 68
Vienna 67
Helsinki 65
Florence 61
Council Bluffs 54
Buffalo 53
Buti 51
Stockholm 48
Montreal 46
Turin 46
Chicago 44
Poplar 43
Washington 43
Denver 42
Las Vegas 42
Redwood City 37
Chennai 36
Genoa 36
Toronto 36
Columbus 35
Amsterdam 34
Tel Aviv 34
Mexico City 32
Johannesburg 31
Orem 31
Shanghai 31
Phoenix 30
Haiphong 27
San Diego 27
Rio de Janeiro 25
Atlanta 24
Da Nang 24
Boston 23
Belo Horizonte 22
Lucca 22
Ottawa 22
Biên Hòa 21
Brasília 20
Dalseong-gun 20
Mumbai 20
Old Bridge 20
Querétaro 20
San Jose 20
Viareggio 19
Ankara 18
Wierzbica 18
Livorno 17
Lund 17
Varenna 17
Zurich 17
Changsha 16
Guangzhou 16
Manchester 16
Nanjing 16
Totale 15.738
Salva come PNG Salva come JPEG
Nome #
Schedulability Analysis of Hierarchical Real-Time Systems under Shared Resources 524
A Design Flow to Securely Isolate FPGA Bus Transactions in Heterogeneous SoCs 515
Benchmarking the Spatial Robustness of DNNs via Natural and Adversarial Localized Corruptions 509
A Framework for Supporting Real-Time Applications on Dynamic Reconfigurable FPGAs 472
ARTE: Arduino real-time extension for programming multitasking applications 454
A bandwidth reservation mechanism for axi-based hardware accelerators on FPGAs 430
A Safe, Secure, and Predictable Software Architecture for Deep Learning in Safety-Critical Systems 388
Bounding the Data-Delivery Latency of DDS Messages in Real-Time Applications 372
A design flow for supporting component-based software development in multiprocessor real-time systems 371
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration 365
A Holistic Memory Contention Analysis for Parallel Real-Time Tasks under Partitioned Scheduling 357
Maximizing the Security Level of Real-Time Software While Preserving Temporal Constraints 354
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration 333
Constant bandwidth servers with constrained deadlines 326
ARTe: Providing real-time multitasking to Arduino 315
Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC 305
Is your bus arbiter really fair? Restoring fairness in axi interconnects for FPGA SOCs 304
A Blocking Bound for Nested FIFO Spin Locks 303
Analyzing parallel real-time tasks implemented with thread pools 301
An I/O Virtualization Framework with I/O-Related Memory Contention Control for Real-Time Systems 297
Attention-Based Real-Time Defenses for Physical Adversarial Attacks in Vision Applications 289
Real-Time Analysis and Design of a Dual Protocol Support for Bluetooth LE Devices 287
Dual-protocol support for Bluetooth LE devices 286
A Multi-Domain Software Architecture for Safe and Secure Autonomous Driving 281
Exact Interference of Adaptive Variable-Rate Tasks under Fixed-Priority Scheduling 268
Integrating the Simplex Architecture to Enhance Safety in Deep Learning Autonomous Systems 267
Analyzing Arm's MPAM From the Perspective of Time Predictability 267
Handling Transients of Dynamic Real-Time Workload Under EDF Scheduling 267
Response time analysis for G-EDF and G-DM scheduling of sporadic DAG-tasks with arbitrary deadline 266
A survey of schedulability analysis techniques for rate-dependent tasks 264
Hard Constant Bandwidth Server: Comprehensive formulation and critical scenarios 254
Profiling and controlling I/O‐related memory contention in COTS heterogeneous platforms 252
Optimal Design for Reservation Servers under Shared Resources 249
Increasing the Confidence of Deep Neural Networks by Coverage Analysis 248
Moving from Single-Core to Multicore: Initial Findings on a Fuel Injection Case Study 246
Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs 246
Achieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm 245
Evaluating the Robustness of Semantic Segmentation for Autonomous Driving against Real-World Adversarial Patch Attacks 245
AXI HyperConnect: A predictable, hypervisor-level interconnect for hardware accelerators in FPGA SoC 238
Reconciling security with virtualization: A dual-hypervisor design for ARM TrustZone 238
Beyond the weakly hard model: Measuring the performance cost of deadline misses 236
Semi-Partitioned Scheduling of Dynamic Real-Time Workload: A Practical Approach Based on Analysis-Driven Load Balancing 234
Simple and General Methods for Fixed-Priority Schedulability in Optimization Problems 232
Memory Feasibility Analysis of Parallel Tasks Running on Scratchpad-Based Architectures 232
Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs 232
Supporting AI-powered real-time cyber-physical systems on heterogeneous platforms via hypervisor technology 231
Optimized partitioning and priority assignment of real-time applications on heterogeneous platforms with hardware acceleration 228
Response-Time Analysis of Bundled Gang Tasks Under Partitioned FP Scheduling 225
Defending from Physically-Realizable Adversarial Attacks through Internal Over-Activation Analysis 225
CARLA-GeAR: A Dataset Generator for a Systematic Evaluation of Adversarial Robustness of Deep Learning Vision Models 225
Replication-Based Scheduling of Parallel Real-Time Tasks 221
OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling 218
AP-LET: Enabling deterministic Pub/Sub communication in AUTOSAR Adaptive 215
Engine Control: Task Modeling and Analysis 213
Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks 212
On the Real-World Adversarial Robustness of Real-Time Semantic Segmentation Models for Autonomous Driving 211
Scheduling Replica Voting in Fixed-Priority Real-Time Systems 210
Lightweight Real-Time Synchronization under P-EDF on Symmetric and Asymmetric Multiprocessors 208
Selecting the Transition Speeds of Engine Control Tasks to Optimize the Performance 208
Partitioned Fixed-Priority Scheduling of Parallel Tasks Without Preemptions 206
PAC-PL: Enabling Control-Flow Integrity with Pointer Authentication in FPGA SoC Platforms 204
Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC 203
Optimizing Per-Core Priorities to Minimize End-To-End Latencies 202
End-to-End Latency Optimization of Thread Chains Under the DDS Publish/Subscribe Middleware 202
Hierarchical scheduling of real-time tasks over Linux-based virtual machines 202
Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs 202
SPHERE: A Multi-SoC Architecture for Next-Generation Cyber-Physical Systems Based on Heterogeneous Platforms 201
Latency Analysis of I/O Virtualization Techniques in Hypervisor-Based Real-Time Systems 201
Detecting Adversarial Examples by Input Transformations, Defense Perturbations, and Voting 200
Robust-by-Design Classification via Unitary-Gradient Neural Networks 198
Feasibility Analysis of Engine Control Tasks under EDF Scheduling 197
Time-Predictable Acceleration of Deep Neural Networks on FPGA SoC Platforms 197
Optimizing the Functional Deployment on Multicore Platforms with Logical Execution Time 196
Response-Time analysis for real-Time tasks in engine control applications 194
On the Minimal Adversarial Perturbation for Deep Neural Networks With Provable Estimation Error 194
Response-Time Analysis of Engine Control Applications under Fixed-Priority Scheduling 191
On the ineffectiveness of 1/m-based interference bounds in the analysis of global EDF and FIFO scheduling 190
Resource reservation for real-time self-suspending tasks: Theory and Practice 189
Flora: Floorplan optimizer for reconfigurable areas in FPGAs 188
X-BaD: A flexible tool for explanation-based bias detection 188
Performance-driven Design of Engine Control Tasks 186
Event-driven delay-induced tasks: Model, analysis, and applications 184
Real-time analysis of engine control applications with speed estimation 181
Optimizing Inter-Core Communications under the LET Paradigm using DMA Engines 177
Supporting Component-Based Development in Partitioned Multiprocessor Real-Time Systems 177
RT-Mimalloc: A New Look at Dynamic Memory Allocation for Real-Time Systems 175
Optimal Memory Allocation and Scheduling for DMA Data Transfers under the LET Paradigm 168
Timing-Aware FPGA partitioning for real-Time applications under dynamic partial reconfiguration 162
Response-Time Analysis for Self-Suspending Tasks Under EDF Scheduling 160
Integrating Online Safety-related Memory Tests in Multicore Real-Time Systems 160
Timing isolation and improved scheduling of deep neural networks for real-time systems 158
Supporting temporal and spatial isolation in a hypervisor for ARM multicore platforms 157
Virtualized DDS Communication for Multi-Domain Systems: Architecture and Performance Evaluation of Design Alternatives 156
The SRP Resource Sharing Protocol for Self-Suspending Tasks 156
Modeling and Analysis of Engine Control Tasks Under Dynamic Priority Scheduling 154
AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs 154
Task Splitting and Load Balancing of Dynamic Real-Time Workloads for Semi-Partitioned EDF 146
Partitioning and interface synthesis in hierarchical multiprocessor real-time systems 145
Real-Time Packet-Based Intrusion Detection on Edge Devices 130
Partitioning real-time workloads on multi-core virtual machines 126
Totale 24.371
Salva come PNG Salva come JPEG
Categoria #
all - tutte 115.834
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 115.834
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/20211.139 0 0 0 0 0 268 127 91 121 127 180 225
2021/20221.261 49 214 60 58 26 60 132 221 59 140 107 135
2022/20231.508 99 116 119 281 159 183 36 98 209 60 79 69
2023/20241.647 94 24 240 110 80 243 106 327 57 120 73 173
2024/20255.911 295 108 284 172 358 419 885 1.462 499 243 844 342
2025/202611.141 733 1.827 4.266 1.920 1.732 663 0 0 0 0 0 0
Totale 25.127