Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs